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Abstract—Methods for software testing based on Finite State 
Machines (FSMs) have been researched since the early 60’s. 
Many of these methods are about generating a checking sequence 
from a given FSM which is an input sequence that determines 
whether an implementation of the FSM is faulty or correct. In 
this paper, we consider one of these methods, which constructs a 
checking sequence by reducing the problem of generating a 
checking sequence to finding a Chinese rural postman tour on a 
graph induced by the FSM; we re-formulate the constraints used 
in this method as a set of Boolean formulas; and use a SAT solver 
to generate a checking sequence of minimal length.  
Keywords: Finite State Machines, Software Testing, 
Disinguishing Sequences, Checking Sequences, SAT Solvers 
I.  INTRODUCTION 
Finite State Machine (FSM)-based specifications are often 
used as the basis for formal testing methods. This approach 
has been applied to a wide variety of systems such as 
telecommunications systems, communications protocols, 
pattern matching and machine learning. It consists of setting 
up a fault detection experiment [1], that is applying an input 
sequence derived from a specification FSM M to an 
implementation N of M and observing the output sequence 
produced by N in response to the input sequence. The actual 
output sequence is then compared to the expected output 
sequence. The applied input sequence is called a checking 
sequence. The checking sequence determines whether N is a 
correct or faulty implementation of M [2, 3].  
Different methods for constructing a checking sequence 
from an FSM M use different concepts such as distinguishing 
sequence [2] and a set of characterizing sequences [4]. These 
methods target a fault model which is typically characterized 
by a set Ω(M) of potential implementations of FSM M with 
the same input and output alphabets as M and with at most the 
same number of states as M; and then for a given N ∈ Ω(M), 
recognize each distinct state in N as a distinct state of M and 
verify that each transition of M is correctly implemented in N. 
Some of these methods use a distinguishing sequence D, an 
input sequence for which the response of each state of M is 
distinct. In this case, the methods achieve recognition of a 
state of N as a state of M by applying D followed by a 
(possibly empty) input sequence which transfers M from one 
state to another state (this is called a transfer sequence T) at 
that state of N. In these methods, verification of a transition of 
M from state a to state b under input x in N is achieved in three 
steps 1) transferring N to the state recognized as state a of M; 
2) checking the output produced by N in response to x to be as 
specified in M (to detect an output fault); and 3) recognizing 
the state reached by N after the application of x as state b of M 
(to detect a transfer fault). Step 1) is realized indirectly by 
making sure that the state reached by the application of a DT 
at each state is recognized by applying another D at some 
point in the checking sequence. This facilitates the use of a DT 
at a state such that the state reached by the application of DT is 
the state to which N needs to be transferred (i.e., state 
recognized as the starting state of a transition to be verified). 
Step 2) is realized by comparing the expected out with the 
actual output. Step 3) is realized by applying a DT at the state 
reached by N after the application of x. 
A checking sequence of an FSM may be constructed as a 
concatenation of a set of paths, derived from the digraph 
representation of the FSM, which has three types of 
components: i) state recognition paths used to recognize each 
state of the FSM (e.g., α-sequences [6]); ii) transition 
verification paths used to verify each transition of the FSM 
(e.g., test segments); iii) transfer paths used to concatenate 
paths in i) and ii). Checking sequence generation methods 
place various constraints on the selection of transfer paths. 
Earlier methods use some predefined strategies to find transfer 
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paths as short as possible [3, 5] while constraints are enforced 
in the applied procedure. These strategies do not guarantee 
that transfer paths found yield minimized checking sequences. 
An optimization model has been proposed to solve this 
problem in [6] and it is adopted by some successive checking 
sequence generation methods [7, 8, 9, 10].  
In this paper we suggest using a SAT solver to generate a 
checking sequence. A set of Boolean formulae encoding the 
requirements of a checking sequence is generated. Any 
satisfying assignment for the variables of the generated 
Boolean formulae indicates and corresponds to a checking 
sequence. A SAT solver works on this set of Boolean 
formulae to find such a satisfying assignment (i.e. a solution to 
the given SAT problem). Different checking sequence 
generation methods impose different conditions on the 
sequence to be generated. Therefore the set of Boolean 
formulae generated also depends on the method of generating 
a checking sequence. In this paper we use the method 
presented in [6]. 
 
The rest of the paper is organized as follows: Section II 
gives an overview of the method introduced in [6]. Section III 
provides all the encoding techniques that we have established 
in order to transform the method into a SAT problem. Section 
IV gives some technical details and application results. We 
survey related works in Section V, and we conclude the paper 
in Section VI. 
II. DETAILS OF THE CHECKING SEQUENCE CONSTUCTION 
METHOD 
A. Preliminaries 
We represent a deterministic finite state machine (FSM) 
M as (S, s1, X, Y, δ, λ), where S is a finite set of states with n = 
|S|, s1 ∈ S is the initial state, X is a finite set of inputs, Y is a 
finite set of outputs, δ is a state transition function that maps S 
× X to S and λ is an output function that maps S × X to Y. 
These two functions are extended to input sequences I ∈ X* in 
the usual manner. Below we give definitions from [11].  
An FSM M is considered minimal if, for every pair of 
states si, sj ∈ S, i ≠ j, there is an input sequence I ∈ X*  such 
that λ(si, I) ≠ λ(sj,I). M is considered completely specified, if 
for each input x ∈ X and for each state si ∈ S, δ(si, x) is 
defined. M can be represented by a digraph G = (V, E) where a 
set of vertices V represents the set S of states of M, and a set of 
directed edges E represents all specified transitions of M. Each 
edge e = (vi, vj; x / y) ∈ E, is a state transition, denoted t = (si, 
sj; x/y), from state si to state sj with input x ∈ X and output y ∈ 
Y, where vi and vj are the starting and terminating vertices of e 
(states of t), and input/output (i.e., i/o pair) x/y is the label of e, 
denoted by label(e).  
A path P = (n1,n2; x1/y1)(n2,n3; x2/y2)…(nr-1,nr; xr-1/yr-1), r 
> 1, of G = (V, E) is a finite sequence of adjacent (not 
necessarily distinct) edges in E, where each node ni, 1 ≤ i ≤ r, 
represents a vertex of V; n1 and nr are called starting and 
terminating nodes of P, and the input/output sequence 
(x1/y1)(x2/y2)…(xr-1/yr-1) is called label of P. P is represented by 
(n1,nr; I/O), where I/O is the label of P, I = x1x2…xr-1 is called 
the input portion of I/O, O = y1y2…yr-1 is called the output 
portion of I/O. The input portion I of the label I/O of path 
(n1,nr; I/O) will be called the transfer sequence T (from n1 to 
nr). The length of an input sequence I (or input/output 
sequence I/O) is its number of inputs, denoted by |I| (or |I/O|).  
Let M = (S, X, Y, δ, λ) denote a completely specified, 
minimal and deterministic FSM, which is represented by a 
strongly connected digraph G = (V, E). Let the fault model for 
M, Ω(M), be the set of FSMs each of which has at most n = |S| 
states and the same input and output sets as M. Let N be an 
FSM of Ω(M). N is isomorphic to M if there is a one-to-one 
and onto function f on the state sets of M and N such that for 
any state transition (si, sj; x / y) of M, (f(si), f(sj); x / y) is a 
transition of N. A checking sequence of M is an input 
sequence starting at the initial state s1 of M that distinguishes 
M from any N of Ω(M) that is not isomorphic to M. (i.e., the 
output sequence produced by any such N of Ω(M) is different 
from the output sequence produced by M). That is to say, in 
response to this input sequence, any faulty implementation N 
from Ω(M) will produce an output sequence different from the 
expected output sequence, thereby indicate the presence of one 
or more faults.  
For the method considered in this paper, the recognition 
of each distinct state in N as a distinct state of M and 
verification of whether each transition of M is correctly 
implemented in N are based on distinguishing sequences. A 
distinguishing sequence D of M is an input sequence such that 
the output sequence produced by M in response to D is 
different for each state of M (i.e., ∀si, sj ∈ S, si ≠ sj; λ(si,D) ≠ 
λ(sj,D)). A distinguishing sequence D of an FSM M is then 
used as follows:  
Consider a path P of G representing M. Let Q = label(P). 
1. A node ni of P is recognized in Q as state s of M if  
 a) ni is the starting node of a subpath of P whose label is 
DT / λ(s, DT) for some T or 
 b) (nq, ni; T / λ(s′, T)) and (nj, nk; T / λ(s′, T)) are subpaths 
of P, nq and nj are recognized in Q as state s′ of M, and 
node nk is recognized in Q as state s of M. 
2. A transition t = (sp, sq; x / y) is verified in Q if there is a 
subpath (ni, ni+1; xi / yi) of P such that ni is recognized as sp 
in Q, ni+1 is recognized as sq in Q, xi /yi = x / y. 
For the methods considered in this paper, if a path of G 
representing M starts from s1, and verifies all transitions of M, 
the input portion of this path’s label is a checking sequence of 
M [6]. 
B. The method of Ural, Wang and Zhang [6] 
The method proposed by Ural, Wang and Zhang [6] first 
forms α-sequences as concatenations of D/ λ(si, D) followed by 
a transfer sequence Ti at each state si until the application of the 
last D/ λ(si, D)Ti is a repetition of an earlier application of D/ 
λ(si, D)Ti in the path. The α-sequences are defined in the 
following way. The first step is to choose subsets Vk of V (1 ≤ k 
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≤ q) whose union is V. The elements within each Vk are ordered 
giving Vk={v1k, …, vnkk}, where the state represented by vik is 
denoted sm(i,k). For each vik, we obtain a sequence D/ λ(sm(i,k), 
D)Tik, which is the result of applying D in state sm(i,k) followed 
by a transfer sequence Tik whose final state corresponds to vi+1k 
(vnk+1k can be any vwk, 1 ≤ w ≤ nk). For each Vk we form a path 
Pk with starting state sm(1,k) and label αk=D/ λ(sm(1,k), D)T1k D/ 
λ(sm(2,k), D)T2k… D/ λ(sm(nk,k), D)Tnkk D/ λ(sm(w,k), D)Twk, 1 ≤ w ≤ 
nk. The set A = {α1,…, αq} is called an α-set and each sequence 
αi in A is called an α-sequence from A. The transfer sequence, 
that follows the execution of D from state si, is denoted Ti. 
Transition verification paths are formed by applying D 
after the transition's input. The method in [6] finds a shortest 
sequence containing all α-sequences and transition verification 
paths, possibly connected by transfer paths. A preset acyclic 
subset of transitions is chosen and the transfer paths are only 
allowed to contain transitions from this subset. It is proved that 
any sequence constructed in this way can be used to produce a 
checking sequence. 
 
Figure 1: A sample FSM 
 
We illustrate the method on the sample FSM shown on 
Figure 1. On this FSM, a distinguishing sequence is D=ab. 
There are two α-sequences, α1=(DD)/(0000) and 
α2=(DDD)/(011111). Note that in this example the transfer 
sequence Ti (following the application of D at state si) is taken 
to be the empty sequence for all states. The method first 
duplicates the set of vertices, creating a set V’={v’1, v’2, v’3} 
duplicating the initial set V={v1, v2, v3}. It then creates several 
sets of edges between the elements of V ∪ V’, in addition to the 
initial set E:  
The first set of edges, Eα, is between V and V’. It connects 
the nodes of V to the node of V’ via the α-sequences. In the 
case at hand, we have: 
Eα = {(v1, v’1;α1), (v2, v’3;α2)}. 
The second set of edges, Ec, is between the elements of V’, 
and is built with every outgoing transition (from the 
corresponding state in V), followed by D. In our example, we 
have:  
Ec = {(v’1,v’3;L123),(v’1,v’3;L133),(v’2,v’3;L233), 
            (v’2,v’1;L211),(v’3,v’1;L311),(v’3,v’3;L333)}, 
where  
L123=(aD)/(001), L133= (bD)/(111), L233=(aD)/(011), 
L211=(bD)/(000),  L311=(aD)/(100),L333=(bD)/(111). 
The third set of edges, ET, is from V to V’. It is created by 
joining elements of V to elements of V’ by applying D:  
ET = {(v1,v’1;T1),(v2,v’3;T2),(v3,v’3;T3)},  
where  
T1= (D)/(00), T2= (D)/(01), T3= (D)/(11). 
A fourth set E” (which is a copy of the subset of the edges 
from E), from V’ to V’ is created to ensure that the subgraph 
consisting of the vertices in V’ and related edges is strongly 
connected. E” can be as large as possible in order to give some 
flexibility to the algorithms that will be searching for a tour on 
this graph, but on the other hand the edges in E” must not 
include any cyclic set of edges. In our case, we choose  
E”={(v’3, v’1; a/1), (v’1, v’2; a/0)}. 
 Finally, a fifth set Eε is created, joining every vertex of V’ 
to the corresponding vertex of V by an edge labeled ε:  
Eε = {(v’1,v1; ε), (v’2,v2;ε), (v’3,v3;ε)}. 
The resulting graph is shown in Figure 2. A sequence 
starting at v1, and containing all the edges in Eα ∪ Ec is a 
checking sequence for the FSM depicted in Figure 1. In order 
to create a short sequence, the method exposed in [6] adds a 
new vertex σ and a set of edges (vi, σ; ε) for all i in 1,…,|V’|. 
Finally the edge (σ,v1;γ) is also added, where γ represents a 
“very high cost”. An algorithm to find a minimum length tour 
containing every edge in {(σ, v1; γ)} ∪ Eα∪ Ec is then run. By 
removing the edge (σ, v1; γ) from the tour, a checking sequence 
is found. In the next section, we show how to use a SAT solver 
to find such a sequence.  
 
Figure 2: Transformed graph corresponding to Figure 1 
III. EXPRESSING THE SEQUENCE AS A BOOLEAN EXPRESSION 
We now show step by step how to transform the method 
described above as a Boolean expression whose resolution 
would provide us the desired checking sequence. We are going 
to define Boolean variables capturing the states of the 
sequence, as well as the constraints to be satisfied. In general, 
we use an index k ranging from 1 to the size of the path P. The 
values for k=i can be interpreted as what must be satisfied at 
the ith node of the path. 
The first step is to define the vertices V={v1, v2, v3}, and 
their possible “value” (being at the vertex or not) for every 
node in the path. We use Boolean variables for this, one for 
each node and for each k. We thus end up with a set of Boolean 
variables ikv , with i=1, 2 and 3 in our case, and k ranging from 
1 to the size of the path P. We also need a set of variables kσ to 
capture the additional vertex σ. We create the first two 
formulas, stating that at each k, one and only one of these 
variables can be true: 
1 2 3
k k k kv v v∨ ∨ ∨σ     (1) 
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1 2 1 3 2 3( ) ( ) ( )k k k k k kv v v v v v¬ ∧ ∧ ¬ ∧ ∧ ¬ ∧ ∧     
1 2 3( ) ( ) ( )k k k k k kv v v¬ ∧ ∧ ¬ ∧ ∧ ¬ ∧σ σ σ   (2) 
 
Similarly, we define a set of Boolean variable 'ikv  for 
vertex v’i∈V’. When these variables are true, so are the vis: 
1 1'k kv v→     (3) 
2 2'k kv v→     (4) 
3 3'k kv v→     (5) 
 
For convenience, we define a Boolean 'kNov to state that vi 
is true but not vi’:  
1 2 3' ( ' ' ' )k k k kNov v v v→ ¬ ∨ ∨    (6) 
 
We now define the inputs, with a set of variables for each 
input of the alphabet a and b, plus the two special inputs ε and 
γ. The variables are ka , kb , kε  and kγ . The following formulas 
specify when these inputs can be used: 
1 2 2 3 3 1
1 1 1( ) ( ) ( )k k k k k k ka v v v v v v+ + +→ ∧ ∨ ∧ ∨ ∧   (7) 
1 3 2 1 3 3
1 1 1( ) ( ) ( )k k k k k k kb v v v v v v+ + +→ ∧ ∨ ∧ ∨ ∧   (8) 
1
1 1'k k k kv Nov+ +→ ∧ ∧γ σ    (9) 
1 1 1 2 2 2
1 1 1 1( ' ' ) ( ' ' )k k k k k k kv v v v v v+ + + +→ ∧ ∧ ¬ ∨ ∧ ∧ ¬ ∨ε   
3 3 3 1 2 3
1 1 1( ' ' ) (( ' ' ' ) )k k k k k k kv v v v v v+ + +∧ ∧ ¬ ∨ ∨ ∨ ∧σ     (10) 
 
Again, only one input can be true, and one must be true, at 
all time: 
k k k ka b∨ ∨ ∨ε γ        (11) 
( ) ( ) ( )k k k k k ka b a b¬ ∧ ∧ ¬ ∧ ∧ ¬ ∧ ∧ε ε           
( ) ( ) ( )k k k k k ka b¬ ∧ ∧ ¬ ∧ ∧ ¬ ∧γ γ γ ε                (12) 
We are now ready to represent the components of the 
desired checking sequence. The first step is to form the 
distinguishing sequence D=ab. We define a (set of) Boolean 
variable(s) kD , indexed by k. kD is true when 
i
kv is followed by 
D: 
1k k kD a b +→ ∧     (13) 
 
In order to represent the edges of Eα, Ec, ET and E”, we are 
going to track both the starting and ending points of these 
edges. This is necessary because some of the edges might be 
included inside other ones and we need to keep them separated. 
Starting with Eα, we define a set of variables ,i startkα which are 
true when ikv is followed by an α-sequence iα , and another set 
,i end
kα to track the end of the same iα . The formulas also 
capture the fact that Eα is from V to V’: 
1, 1 1
2 4' '
start
k k k k k kNov v D D v+ +→ ∧ ∧ ∧ ∧α    (14) 
2, 2 3
2 4 6' '
start
k k k k k k kNov v D D D v+ + +→ ∧ ∧ ∧ ∧ ∧α  (15) 
1, 1,
4
start end
k k +⇔α α      (16) 
2, 2,
6
start end
k k +⇔α α      (17) 
 
Elements of Ec are defined following the same principles: 
123, 1 3
1 3' '
start
k k k k kL v a D v+ +→ ∧ ∧ ∧    (18) 
133, 1 3
1 3' '
start
k k k k kL v b D v+ +→ ∧ ∧ ∧    (19) 
233, 2 3
1 3' '
start
k k k k kL v a D v+ +→ ∧ ∧ ∧    (20) 
211, 2 1
1 3' '
start
k k k k kL v b D v+ +→ ∧ ∧ ∧    (21) 
311, 3 1
1 3' '
start
k k k k kL v a D v+ +→ ∧ ∧ ∧    (22) 
333, 3 3
1 3' '
start
k k k k kL v b D v+ +→ ∧ ∧ ∧    (23) 
123, 123,
3
start end
k kL L +⇔      (24) 
133, 133,
3
start end
k kL L +⇔      (25) 
233, 233,
3
start end
k kL L +⇔     (26) 
211, 211,
3
start end
k kL L +⇔      (27) 
311, 311,
3
start end
k kL L +⇔      (28) 
333, 333,
3
start end
k kL L +⇔     (29) 
 
For ET and E”, we do not need to track individual instances 
of the elements of these two sets, so we just create one (set of) 
variable(s) representing the starting of an element for each state 
(and the corresponding end of this element): 
1 1
2' (( ' )
start
T k k k k kE Nov v D v +→ ∧ ∧ ∧ ∨                                  
2 3 3 3
2 2( ' ) ( ' ))k k k k k kv D v v D v+ +∧ ∧ ∨ ∧ ∧                         (30) 
 2
start end
T k T kE E +⇔      (31) 
3 1 1 2
1 1'' ( ' ' ) ( ' ' )
start
k k k k k k kE v a v v a v+ +→ ∧ ∧ ∨ ∧ ∧   (32) 
1'' ''
start end
k kE E +⇔      (33) 
 
We now have defined all the variables and all the formulas 
that are required to produce a solution. However, we still need 
to add some constraints; otherwise the produced solution will 
not be in accordance with the method of [6]. The first set of 
additional constraints restricts the edges that can be applied 
from a vertex in V’ to elements of ET, E” and Eε:  
1 123, 133,' ''start start startk k k k kv L L E→ ∨ ∨ ∨ ε   (34) 
2 233, 211,' start startk k k kv L L→ ∨ ∨ ε    (35) 
3 311, 333,' ''start start startk k k k kv L L E→ ∨ ∨ ∨ ε   (36) 
 
Only one of these edges can be followed at any time: 
123, 133, 123,( ) ( '' )start start start startk k k kL L L E¬ ∧ ∧ ¬ ∧ ∧                         
123, 133,( ) ( '' )start start startk k k kL L E¬ ∧ ∧ ¬ ∧ ∧ε                                
133,( ) ( '' )start startk k k kL E¬ ∧ ∧ ¬ ∧ε ε                                   (37) 
233, 211, 233,( ) ( )start start startk k k kL L L¬ ∧ ∧ ¬ ∧ ∧ε                             
211,( )startk kL¬ ∧ε                                                            (38) 
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311, 333, 311,( ) ( '' )start start start startk k k kL L L E¬ ∧ ∧ ¬ ∧ ∧                        
311, 333,( ) ( '' )start start startk k k kL L E¬ ∧ ∧ ¬ ∧ ∧ε                               
333,( ) ( '' )start startk k k kL E¬ ∧ ∧ ¬ ∧ε ε                                  (39) 
 
Similarly, we need to restrict the edges that can end at a 
vertex in V’ to elements of Eα, Ec, ET and E”: 
1 1, 211, 311,' ''end end end end endk k k k T k kv L L E E→ ∨ ∨ ∨ ∨α  (40) 
2' ''endk kv E→      (41) 
3 2, 123, 133, 233, 333,' end end end end end endk k k k k k T kv L L L L E→ ∨ ∨ ∨ ∨ ∨α (42) 
 
Only one of these edges can be allowed to end at any time: 
1, 211, 1, 311,( ) ( )end end end endk k k kL L¬ ∧ ∧ ¬ ∧ ∧α α                          
1, 1,( ) ( '' )end end end endk T k k kE E¬ ∧ ∧ ¬ ∧ ∧α α                             
211, 311, 211,( ) ( )end end end endk k k T kL L L E¬ ∧ ∧ ¬ ∧ ∧                        
211, 311,( '' ) ( )end end end endk k k T kL E L E¬ ∧ ∧ ¬ ∧ ∧                        
311,( '' ) ( '' )end end end endk k T k kL E E E¬ ∧ ∧ ¬ ∧ ∧                  (43) 
2, 123, 2, 133,( ) ( )end end end endk k k kL L¬ ∧ ∧ ¬ ∧ ∧α α                       
2, 233, 2, 333,( ) ( )end end end endk k k kL L¬ ∧ ∧ ¬ ∧ ∧α α                       
2, 123, 133,( ) ( )end end end endk T k k kE L L¬ ∧ ∧ ¬ ∧ ∧α                        
123, 233, 123, 333,( ) ( )end end end endk k k kL L L L¬ ∧ ∧ ¬ ∧ ∧                     
123, 133, 233,( ) ( )end end end endk T k k kL E L L¬ ∧ ∧ ¬ ∧ ∧                       
133, 333, 133,( ) ( )end end end endk k k T kL L L E¬ ∧ ∧ ¬ ∧ ∧                       
233, 333, 233,( ) ( )end end end endk k k T kL L L E¬ ∧ ∧ ¬ ∧ ∧                      
333,( )end endk T kL E¬ ∧                                                   (44) 
 
The last formulas are here to ensure that we are going to 
include the necessary edges in our solution. Firstly, we must 
ensure that all elements of Eα are included: 
,
1 2 0
( )i startk
i k K≤ ≤ ≤ ≤
∧ ∨ α     (45) 
Then we must also ensure that all elements of Ec are 
included: 
For each ijkL , 
,
0
xyz start
k
k K
L
≤ ≤
∨    (46) 
Finally, the transition (σ, v1; γ) should also be included: 
0
k
k K≤ ≤
∨ γ      (47) 
To conclude, the sequence must start and end at v1. The last 
value of the index k is the length of the resulting path: 
1
0 1v = , 0' 1Nov =    (48) 
1 1Kv = , ' 1KNov =    (49) 
 
The set of almost 50 formulas define together a set of 
constraints that, when satisfied, can be used to infer a checking 
sequence for the FSM shown Figure 1. The goal will be to use 
a SAT solver to find a solution, and find a solution that is as 
short as possible. We describe this approach in the next section. 
IV. USING A SAT SOLVER TO FIND THE SEQUENCE 
We have implemented the method described here and used 
a SAT solver to find a solution. Our implementation consists of 
a Java program that creates the input file to the SAT solver for 
the input FSM, given the FSM and its α-sequences. In order to 
find the shortest possible solution, we limit the size of the 
universe that the SAT solver can use. When the universe is too 
small, no solution is found. This means that a checking 
sequence of the corresponding size cannot be found for the 
input FSM when using the method of [6]. By increasing step by 
step the size of the input universe until a solution is found, we 
can be sure that the first checking sequence found is the 
shortest possible (again, for the method  [6]. A shorter 
checking sequence may exist with another method). 
 
Figure 3: The sub-graph of Figure 2 (augmented with σ) 
followed by the generated solution. 
 
Our Java program creates a cnf file that we input to the 
SAT solver zChaff [12] in order to find a solution.  
With the example described here, the SAT solver fails to 
find a solution until a size 33 is reached, for which the 
following solution is found: 
1 1 1 1 3 133 3 1 311 1 1 1 2 2 3 2 3 1 1 3 123( , ; )( , ; )( , ; )( , ; )( , ; / 0)( , ; )( , ; /1)( , ; )v v v v L v v L v v v v a v v v v a v v Lα ε α′ ′ ′ ′ ′ ′ ′ ′ ′ ′ ′  
3 1 1 2 2 1 211 1 2 2 3 233 3 3 333 3 1( , ; /1)( , ; / 0)( , ; )( , ; / 0)( , ; )( , ; )( , ; )( , ; )v v a v v a v v L v v a v v L v v L v vσ ε σ γ′ ′ ′ ′ ′ ′ ′ ′ ′ ′ ′ ′ ′
 
The resulting tour is depicted on Figure 3. It should be 
noted that the solution found by our implementation differs 
from the solution given in [6] for the same example. However, 
both solutions are of size 33. The discrepancy can easily be 
explained by the various choices that are made by both 
algorithms. On the other hand, the fact that we do not find a 
shorter solution shows that [6]’s solution is optimal. Ours is 
optimal by construction. 
Here is some technical information regarding the 
experience reported here: we used the version 2007.3.12 of 
zChaff, using the Conjunction Normal Form. The computer 
CPU was an Intel Core(TM) Duo Processor 1.66GHz with 
1GB of memory, running Microsoft™ Windows XP©, with 
Cygwin 1.5.24.  
Running the program necessitated the creation of 1153 
variables, 6377 clauses and 18073 literals. The processing time 
to find the path of length 33 was 47 milliseconds. 
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V. RELATED WORK 
A similar work is presented in [13], where the authors 
generate a test sequence by using a SAT solver again. There 
are several differences between [13] and our work. First, the 
test sequence generated by [13] is not a checking sequence 
since they generate test sequence by following the method 
suggested in [14]. Therefore if an implementation N ∈ Ω(M) 
produces the expected output sequence to the test sequence 
generated by [13], it is not guaranteed that N would be 
isomorphic to M, or in other words, it is not guaranteed that N 
would be a correct implementation of M. On the other hand 
we always have such a guarantee since we generate a checking 
sequence. Due to this difference, the results of these two 
methods cannot be directly compared. 
 
Second difference is the way the test sequence generation 
is formulated. Without giving too much detail, in [13] the 
authors also identify some paths that should be included in the 
test sequence (similar to Eα and Ec in our approach) but then 
these paths are represented by additional individual nodes (let 
us call the set of these nodes as R) in an augmentation of the 
original graph representing the given FSM. A tour going 
through all the nodes in R is found and the nodes in this tour 
corresponding to the nodes in R are expanded back to the 
original paths. The length of the tour found does not correctly 
reflect the length of the test sequence that will be obtained at 
the end since the nodes in R may correspond to paths of 
different lengths although they all contribute as one node to 
the tour found on the graph. 
 
 Third and more importantly, the handling of the 
overlapping opportunities are different. Although not 
explicitly addressed in this paper, it is possible to have 
overlapping between two or more required paths to be 
included the test sequence. Using these paths in an overlapped 
manner makes the resultant test sequence shorter. The 
approach in [13] has to lay down all possible overlapping 
opportunities and code them in to the augmented graph 
explicitly, making the graph more complicated.  
 
In our case, the handling of the overlapping opportunities 
does not require any additional node and it will be possible to 
encode these opportunities by only tuning Boolean formulae, 
e.g. by allowing that the paths in Eα and Ec to start and end at 
the same node. 
 
VI. CONCLUSION AND FUTURE WORK 
In this study, we were able to reformulate the problem 
stated in [6] as a set of Boolean variables and functions that can 
be resolved using a SAT solver, such as zChaff [12] or any 
such solver. We found the optimal solution without having to 
implement the actual algorithm. 
This approach is promising; we have shown here that the 
solution works and can be quite effective. We will pursue this 
work and re-formulate many other methods as Boolean 
expressions. The goal is to be able to find systematically the 
optimal solution based on the set of conditions imposed by 
each method, and regardless of the way the method actually 
attempts to satisfy the conditions.  This will be very useful to 
evaluate how effectively (or how poorly) currently published 
methods resolve the constraints that are attempted. 
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